Parallel Pattern Fast Fault Simulation for Three-State Circuits and Bidirectional I/O

نویسندگان

  • J. Th. van der Linden
  • Mario H. Konijnenburg
  • Ad J. van de Goor
چکیده

Industrial circuit designs commonly contain three-state elements, such as buses and drivers, transmission gates, and bidirectional I/O. A 5-valued fast fault simulation method and a 4-valued parallel pattern version that can handle these circuits are presented. Results demonstrate the effectiveness of the proposed methods in the presence of three-state elements, and show but a small performance degradation compared to 2or 3-valued fault simulation.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

PARIS Explained: A Method of Parallel Pattern Fault Simulation for Synchronous Sequential Circuits

Described is a method of parallel pattern fault simulation for synchronous sequential circuits that is based on parallel pattern single fault propagation for combinational circuits as described in [1]. This method of fault simulation was proposed in two independent works published in 1991 [2] and 1992 [3] that were a mere three months apart. In this paper this method shall be referred to as PAR...

متن کامل

Test generation and three-state elements, buses, and bidirectionals

Published work on stuck-at fault test generation nearly exclusively considers circuits composed of only binary logic gates. Industrial designs commonly contain three-state elements , such as: busses and drivers, transmission gates, and bidirectional I/O. This paper presents extensions to state-of-the-art ATPG algorithms in order to handle these elements. A 25-valued signal model is used for tes...

متن کامل

A fast wallace-based parallel multiplier in quantum-dot cellular automata

Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...

متن کامل

A fast wallace-based parallel multiplier in quantum-dot cellular automata

Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...

متن کامل

Delay Fault Test Generation for Circuits with Standard Scan Design Considering Three-State Elements EXTENDED PRESENTATION ABSTRACT

Short Abstract Most industrial digital circuits contain three-state elements besides pure logic gates. We like to presents a gate delay fault test generator for sequential circuits with standard scan design that can handle three-state elements like bus drivers, transmission gates and pulled busses. The delay test pattern generator is based on a well-proved stuck-at test pattern generator that w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994